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Abstract-We model the detectability distribution ss a series of impulse functions. The advantages 
of the presented work on previous related work is in the generality of the model and the simplicity 
of computing its parameters. 
INTRODUCTION 
In production testing of VLSI circuits, input patterns are applied to a manufactured chip; the 
chip’s output is then compared to a known “good” response. A mismatch between the circuit 
output and a stored good response signals a physical failure. An important aspect of this, is to 
find the needed test set (input patterns). For small combinational circuits with small number 
of inputs, the test set can be exhaustive. That is, the entire input space can be used as a test 
set. However, since the size of the input space grows exponentially in the number of inputs, 
exhaustive testing is infeasible and costly for large circuits. As a result, one usually searches the 
input space for a subset of inputs that can be used as a test. 
The test set generation problem of a VLSI circuit is to find this subset of the input space [l]. 
This problem has been known to be NP-Complete for sometime [2]. In generating such a test, 
one employs two algorithms: (a) a deterministic test generator [l], and (b) a fault simulator [3]. 
The deterministic test generation algorithm generates a test for a specific target fault. A fault 
simulation algorithm then finds all other modeled faults detected by the generated test. In 
terms of costs (CPU time, memory space requirements, etc.), the costs of fault simulation grow 
nonlinearly in the size of the fault population. In fact, these costs dominate the overall costs of 
test generation for sequential circuits and large combinational circuits. In [4], it was reported 
that for a sequential chip with 4856 faults, to generate a test sequence of 842 inputs, the total 
test generation time was 64062 seconds (17.795 hours of CPU time!). When fault simulation was 
carried on a sample of 1000 faults and the entire fault population, the computation time was 
86585 and 462234 seconds, respectively. 
Reducing the costs of fault simulation is the primary reason for this work and previous related 
work. To do this, we employ a relation between coverage and the detectability profile of a circuit 
(detection probability distribution). In [5], the detectability distribution was estimated as beta 
model. The beta model is a two parameter continuous model, however. Actual detectability 
distributions are discrete in nature and can be represented as a sequence of impulse functions 
(see Figure 1 for SN74181 4 bit ALU). Accordingly, we model the detectability profile as a series 
of impulse functions located at predetermined intervals. However, unlike previous work (61, we 
use sample coverage data to estimate the parameters for detectability. In addition, we use fault 
dropping in estimating the parameters (this will further reduce the costs of fault simulation). 
DEFINITIONS 
The detection probability of a modeled fault CY is the probability of detecting cr by a random 
input. A fault is called redundant if its detection probability is equal to zero. Because of the 
NP-complete nature of the deterministic test generator, one usually imposes a time limit on 
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Figure 1. Detectability profile for SN74181. 
the CPU computations of any implementation of a test generation algorithm. Target faults not 
detected within the specified time limit are classified as aborted. The detection probability dish-i- 
bution (detectability profile), p( ) x , o a combinational circuit is the probability density function f 
of detection probabilities of faults in the circuit. The fault coverage, yn, of a set of vectors is the 
fraction of faults detected by the vectors. 
THE DETECTABILITY AND COVERAGE RELATION 
For detailed analysis, the interested reader is referred to [4]. Assume n random vectors 
are applied to a circuit with some known p(z) distribution. The expected coverage, yn, by 
the n vectors is, yn = 1 - sd_cl - z:>~ p(x) dx = 1 - I(n). For deterministic coverage, each 
newly generated vector detects at least one new fault not detected by already generated tests. 
Accordingly, the deterministic coverage by n vectors, yn, can be found as yn = 1 - I(n) + 
n/Y [1+ I(n) - Jj((l - (1 - z)“)/nz)p(z)dz] M 1 - I(n) + n/Y. 
THE DETECTABILITY MODEL 
In accordance with actual detectability profiles of a VLSI circuit, we model p(x) a.~ 
p(x) = 2 a&(2 - Xi), and hence, 
i=o 
(1) 
yn = (1 _ ao) _ & aieP(l-z’)ln, (2) 
i=l 
Note that the random coverage distribution for this model is given in terms of the a parameters 
of detectability profile. The relation has an intuitive explanation. The 1 - cre term represents 
the maximum possible attainable random coverage (~0 is the fraction of undetectable faults). 
The remaining term (& oielzn(l-zi)ln) represents a sum of exponentially decaying functions; 
as n increases, this term approaches zero. Hence, the random coverage distribution assumes an 
exponential rise with asymptotic value of 1 - (~0. 
The parameters of the detectability model can be estimated from initial coverage data on 
a sample of faults. The estimation provides two important results. First, a new method of 
estimating the detectability distribution from partial fault coverage data is given. Second, the 
detectability model can be used to predict fault coverage of tests not yet generated. The prediction 
of fault coverage can answer important testability questions about the circuit without the need 
to employ full test generation or fault simulation. 
ESTIMATING DETECTABILITY 
Assume p(s) is modeled as p(x) = EfZz ~&(a: - O.li), where S(z - xc) is the Dirac delta 
function at 20, C:zi cri = 1, and (pi 2 0 for i = 0, 1, . . . ,9. That is, p(x) is modeled as a series 
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of 10 impulse functions equally spaced on the interval [O,l] with cre equal to the strength of the 
impulse function at zero. (Here, 10 equally spaced functions are chosen for simplicity; later it 
is shown that more impulse functions near zero are needed for this distribution to be effective.) 
Substituting p(z) in the equation for random coverage one obtains 
i=9 
yn = 1 - Ccri(l - o.li)*. 
i=o 
Assume that the random coverage is known for at least the first 9 vectors. Denote the known 
coverage in increasing order as yi, ~2,. . . , yg. From the above, we obtain the following system of 
linear equations 
C=AX, (4) 
where 
ci = l-pi, co = 1, 
xi = oi, and 
aij = (1 - O.lj)i, i, j = 0,1,2 ,‘.., 9. 
Equation (2) can be solved numerically by standard methods to obtain the values of (~0, (~1,. . . , cxg. 
Unfortunately, the coverage yi is a function of the type of vectors used (the coverage of the initial 
vectors, under 5 vectors, can vary by as much ss 20%). This variance in coverage is removed, 
however, as the test generation process proceeds and large number of vectors are generated. 
That is, the coverage yn is approximately constant for large n (n > 20). To take this fact into 
account, one can generate enough vectors and compute the coverage values of the generated 
vectors. The coverage data collected can then be used to predict the parameters of detectability 
using statistical methods such as the least squares fit method. 
For high coverage estimation, the detectability distribution near zero is very significant. As a 
result, the detectability model should contain many impulse functions near zero. To take this 
into account and to remove singularities that may occur from including many impulse functions 
near zero, the detectability model selected is as follows. 
Assume the coverage by the first N vectors is known (N >> 10). Estimate the parameters in 
P'(X) = PoS(x) + PlS 
using a statistical package such as “Minitab.” From the above estimated parameters, form the 
detectability model 
P(X) = 
1 
k.(k+1) * [ 
& ((k - Wo - Pi) + Pl * i) 6 (x - &)I 
+i 
+ p&x> + 2 CYiqx - Xi), 
i=l 
where fll, is the fraction of redundant and aborted faults, and k is the number of impulse functions 
in the interval [0,1/N]. In the above equation, the strength of the impulse functions in the 
interval [0,1/N] was chosen as a linear combination of the strength of the estimated impulse 
functions at l/N and zero (excluding redundant and aborted faults), respectively. The model 
distributes the contribution of the impulse functions in a linear fashion. 
EXPERIMENTAL RESULTS 
The proposed method of computing the parameters of p(z) was carried on two of the largest 
ISCAS-89 circuits [7]: s35932, and ~38584. A podem test generator [l] and a deductive fault 
simulator [3] were used in the initial test generation process. A random sample of 500 faults 
was chosen from the fault population of each circuit (39094 and 36303 faults for s35932 and 
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~38584, respectively). The number of tests generated to obtain 100% sample coverage (excluding 
redundant and hard-to-test faults) were 27 for the s35932 circuit and 80 for the ~38584 circuit, 
respectively. 
To compute the detectability parameters using the least squares method, the Minitab statistical 
package was used. Here, however, in computing the parameters, we used sample coverage data. 
That is, fault simulation with fault dropping was used. The fact that the coverage data on a 
sample of faults were used in the computations and that fault dropping was used in simulation 
makes this procedure computationally more efficient than earlier work. From the estimated 
parameters, the detectability profile of each of the circuits were computed using equation (5). 
From detectability profile, the estimated coverage distribution was computed. 
To compare the estimated coverage data to actual coverage, tests were generated in a separate 
run for each of the two circuits. The tests generated employed full fault simulation on the entire 
fault population. The number of tests generated were 78 and 900 vectors for s35932 and ~38584, 
respectively. Table 1 includes a comparison between the estimated coverage data for the other two 
circuits. From a test generation point of view, the estimates for high coverage are more significant 
than early coverage (the test engineer is usually more interested in the cumulative coverage of 
a set of vectors and not in the coverage of individual vectors). Thus, initial inaccuracies in the 
coverage data are not significant in the analysis. 
Table 1 
Circuit s35932 Circuit ~38584 
Coverage Coverage Coverage Coverage 
Vectors Actual Estimated Vectors Actual Estimated 
CONCLUSION 
In this paper, a new method of computing the detection probability distribution and estimating 
the coverage distribution was presented. The advantages of this work on previous related work 
are: 
(1) in using a detectability model that closely resembles actual detectability profiles, and 
(2) in estimating detectability, we employ fault simulation on the sample with fault dropping. 
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